$ cat jobs/senior-principal-platform-architect-renesaselectronics-419f1b2138bc.json
Senior Principal Platform Architect
As the Senior Principal Platform Architect for UALink Switch Products, you will be the ultimate system-level authority responsible for defining the end-to-end hardware, software, and management architecture of our next-generation AI scale-up network chassis. In this role, you will look beyond the individual switch silicon to architect the entire platform ecosystem. You will define how multiple UALink switch ASICs interact across backplanes, determine how the system handles multi-kilowatt power delivery and liquid/air cooling orchestration, and architect the platform management stack (BMC/OpenBMC) that allows the switch to seamlessly integrate into massive hyper-scale data centers. You will bridge the gap between silicon engineering, system hardware design, and cloud software orchestration. 1. System & Topology Architecture Chassis & Rack Definition: Lead the structural, electrical, and logical design of the UALink switch chassis, defining high-speed backplane topologies, cabled scale-up fabrics, and multi-tier switch hierarchies. Signal & Power Integrity Collaboration: Partner with electrical and SI/PI engineering teams to define parameters for ultra-high-speed SerDes routing across PCBs, flyover cables, and optical components, minimizing bit error rates (BER). Scale-Up Fabric Optimization: Architect rack-level and row-level topologies that optimize collective communication paths (e.g., All-Reduce, All-to-All) for tens of thousands of interconnected GPUs. 2. Platform Management & Software Infrastructure Control Plane & BMC Architecture: Architect the end-to-end system management plane. Define how Baseboard Management Controllers (BMCs) monitor, configure, and provision the switch using OpenBMC, Redfish, and PLDM over MCTP. Boot & Initialization Flows: Establish platform-level boot sequencing, multi-rail power sequencing, and secure multi-node firmware update orchestration. Platform Security Architecture: Define the hardware security lifecycle, including Platform Fir
Similar remote roles
M06 - Senior Software Engineer
fpt asia pacific pte ltd · APAC · senior
Generative AI Pipeline Engineer (Tech Lead)
CapsLock · Worldwide · senior
Founding Software Engineer
*Strello Health · Worldwide · mid
Software Engineer, Internal Platforms
micro1 · US · mid
Generative AI Pipeline Engineer (Tech Lead)
CapsLock · Worldwide · senior
Senior Full Stack Engineer
micro1 · Worldwide · senior
Software Engineer, CX
NICE · APAC · mid
Software Engineer, New Grad
micro1 · US · junior